Datasheet4U Logo Datasheet4U.com

ICS952703 - Programmable Timing Control Hub for K7 System

Description

The ICS952703 is a two chip clock solution for desktop designs using SiS741 style chipsets.

When used with a zero delay buffer such as the ICS9179-16 for PC133 or the ICS93735 for DDR applications it provides all the necessary clocks signals for such a system.

Features

  • Benefits:.
  • Selectable synchronous/asynchronous AGP/PCI frequency.
  • Programmable output frequency. Output Features:.
  • Programmable output divider ratios.
  • 1 - Pair of differential open drain CPU outputs.
  • Programmable output rise/fall time.
  • 1 - Single-ended open drain CPU output.
  • Programmable output skew.
  • 1 - Pair of current mode differential serial reference clock.
  • Programmable spread percentage for EMI control.

📥 Download Datasheet

Datasheet Details

Part number ICS952703
Manufacturer Integrated Circuit Systems
File Size 143.56 KB
Description Programmable Timing Control Hub for K7 System
Datasheet download datasheet ICS952703 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS952003 Programmable Timing Control Hub ICS
ICS952601 Programmable Timing Control Hub Renesas
ICS952621 Programmable Timing Control Hub ICS
ICS952623 Programmable Timing Control Hub ICS
ICS952906A Programmable Timing Control Hub ICS

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS952702 Programmable Timing Control Hub for K7 System
ICS952001 Preliminary Product Previes
ICS952004 Programmable Timing Control Hub for P4 processor
ICS952011 Programmable Timing Control Hub
ICS952301 Frequency Timing Generator for Transmeta Systems

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS952703 Preliminary Product Preview Programmable Timing Control Hub for K7TM System Recommended Application: SiS741 style chipset with 964 South Bridge. Features/Benefits: • Selectable synchronous/asynchronous AGP/PCI frequency • Programmable output frequency. Output Features: • Programmable output divider ratios. • 1 - Pair of differential open drain CPU outputs • Programmable output rise/fall time. • 1 - Single-ended open drain CPU output • Programmable output skew. • 1 - Pair of current mode differential serial reference clock • Programmable spread percentage for EMI control. • 8 - PCICLK @ 3.3V including 2 PCI clock free running • Watchdog timer technology to reset system • 2 - AGPCLK @ 3.3V if system malfunctions. • 3 - REF @ 3.
Published: |