Datasheet4U Logo Datasheet4U.com

ICS9160-03 - Frequency Generator and Integrated Buffer for PowerPC

Description

The ICS9160-03 generates all clocks required for high speed RISC microprocessor systems based on the PowerPC 603 and 604.

Five different frequency multiplying factors are selectable and offer smooth frequency transitions.

Features

  • Generates four processor and seven synchronous bus clocks plus graphic, floppy, keyboard and reference clocks Selectable 33.3/50/60/66.6/80 MHz PCLKs ±150ps maximum PowerPC PLL in-band jitter All synchronous clocks skew matched to ±250ps Individual or group stop-clock control Power-down modes minimize standby current Custom configurations available 3.0V - 5.5 supply range 32-pin SOIC package Pin Configurat.

📥 Download Datasheet

Datasheet Details

Part number ICS9160-03
Manufacturer Integrated Circuit Systems
File Size 261.90 KB
Description Frequency Generator and Integrated Buffer for PowerPC
Datasheet download datasheet ICS9160-03 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS9169-01 Frequency Generator and Integrated Buffers Renesas
ICS9112-26 Low Skew Output Buffer Renesas
ICS9112A-16 Low Skew Output Buffer Renesas
ICS91305 High Performance Communication Buffer Renesas
ICS91305I High Performance Communication Buffer Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS9161A Dual Programmable Graphics Frequency Generator
ICS9169A-70 Frequency Generator for Workstation Systems
ICS9169C-231 Frequency Generator for Pentium Based Systems
ICS9169C-232 Frequency Generator for Pentium Based Systems
ICS9169C-27 Frequency Generator for Pentium Based Systems

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS9160-03 Preliminary Product Preview Frequency Generator and Integrated Buffer for PowerPC® General Description The ICS9160-03 generates all clocks required for high speed RISC microprocessor systems based on the PowerPC 603 and 604. Five different frequency multiplying factors are selectable and offer smooth frequency transitions. BCLK signals are synchronous to PCLK and operate at PCLK/2 for optimum synchronous PCI bus performance. The multiplying and ratio factors can be customed for specific applications. Both individual and group glitch-free stop and start ofthe clock signals are provided, as well as a power-down mode to mize power consumption. The individual stop and start is provided through a serial interface control.
Published: |