

Preliminary Product Preview

Frequency Generator and Integrated Buffer for PowerPC®

General Description

The ICS9160-03 generates all clocks required for high speed RISC microprocessor systems based on the PowerPC 603 and 604. Five different frequency multiplying factors are selectable and offer smooth frequency transitions. BCLK signals are synchronous to PCLK and operate at PCLK/2 for optimum synchronous PCI bus performance. The multiplying and ratio factors can be customed for specific applications.


Both individual and group glitch-free stop and start of the clock signals are provided, as well as a power-down mode to mize power consumption. The individual stop and start is provided through a serial interface control.

A global output enable pin simplifies production board testing, and a test mode is available to aid in system design and diagnostics.

Features

- Generates four processor and seven synchronous bus clocks plus graphic, floppy, keyboard and reference clocks
- Selectable 33.3/50/60/66.6/80 MHz PCLKs
- ±150ps maximum PowerPC PLL in-band jitter
- All synchronous clocks skew matched to ±250ps
- Individual or group stop-clock control
- Power-down modes minimize standby current
- Custom configurations available
- 3.0V 5.5 supply range
- 32-pin SOIC package


Pin Configuration



28-Pin SOIC

DataSheet4U.com

Block Diagram



ataSheet4U.com)

9160-03 RevC 06/19/97P

PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice DataShe

Preliminary Product Preview



Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION | |
|-------------------------------|--------------|------|--|--|
| 2 | X1 | IN | XTAL or external reference frequency input. This input includes XTAL load capacitance and feedback bias for a 10-30 MHz XTAL.** | |
| 3 | X2 | OUT | XTAL output which includes XTAL load capacitance.** | |
| 1 4 | VDDX GNDX | PWR | XTAL oscillator circuit and REFCLK output power supplies. | |
| 5, 6, 7 | FS(0:2) | IN | Frequency selection address pins. These inputs have pull-ups. | |
| 8, 9, 11, 12 | PCLK(0:3) | OUT | Processor clock outputs which are a multiple of the input reference frequency as shown in the table below. | |
| 10, 17 13 | VDDP GNDP | PWR | PCLK power supplies. VDDP powers the internal PCLK PLL and the PCLK(0:3) outputs. | |
| 14 | SDATA | IN | Serial stop clock data is clocked in on the falling edge of BCLK. A total of 15 bits must be clocked in using the following protocol. SDATA is sampled on the falling edge of BCLK, so the data generator should change data on the rising edge of BCLK to ensure proper communication. SDATA must be low for one BCLK period as a start bit. The next 15 rising edges of BCLK will clock data in serially. The 16th clock enables the serial data to take effect. Outputs associated with serial data bits that are a one will continue without interruption. Clocks associated with serial data bits that are a zero will be stopped in the low state glitch-free, that is, no short clocks with the exception of REFCLK and KEYBD which do not stop. This input has an internal pull-up device. | |
| 15, 16 | STOP(0:1) | IN | Stop clock control pins used for glitch-free start and stop of the clock outputs as described in the table on the next page. These inputs have internal pull-up devices. | |
| 18 | REFCLK | OUT | Buffered copy of the crystal reference frequency. | |
| 19, 21, 22, 24, 25, 27, 28 | BCLK(0:6) | OUT | Bus clock outputs having selectable frequency based on the FS(0:2) inputs (see table on next page). | |
| 20 23 | GNDB VDDB | PWR | BCLK power supplies. VSSB and VDDB power BCLK(0:6). | |
| 26 29 | GNDF VDDF | PWR | Fixed clock power supplies. VSSF and VDDF power GRAPHIC, FLOPPY and KEYBD outputs plus the fixed clock PLL. | |
| 30 | FLOPPY | OUT | The floppy clock output operates at 24 MHz* | |
| 31 | KEYBD | OUT | The keyboard clock output operates at 12 MHz.* | |
| 32 | GRAPHIC | OUT | The graphics system clock output operates at 40 MHz.* | |

^{*} Frequencies assuming an input or crystal of 14.318 MHz.

DataShe

et4U.com

^{**} Device provides 18pF load capacitance for crystal.

DataShe



Preliminary Product Preview

Functionality

| FS2 | FS1 | FS0 | X1, REFCLK (MHz) | PCLK (0:3) (MHKz) | BCLK (0:6) (MHz) | GRAPHIC (MHz) | FLOPPY (MHz) | KEYBD (MHz) |
|-----|-----|-----|---------------------|----------------------|---------------------|------------------|-----------------|----------------|
| 0* | 0* | 0* | Tristate | Tristate | Tristate | Tristate | Off | Tristate |
| 0* | 0* | 1* | H/L* | Off | Off | H/L* | H/L* | H/L* |
| 0 | 1 | 0 | 14.318 | 33.3 | 16.6 | 40.0 | 24.0 | 12.0 |
| 0 | 1 | 1 | 14.318 | 50.0 | 25.0 | 40.0 | 24.0 | 12.0 |
| 1 | 0 | 0 | 14.318 | 60.0 | 30.0 | 40.0 | 24.0 | 12.0 |
| 1 | 0 | 1 | 14.318 | 66.6 | 33.3 | 40.0 | 24.0 | 12.0 |
| 1 | 1 | 0 | 14.318 | 80.0 | 40.0 | 40.0 | 24.0 | 12.0 |
| 1 | 1 | 1 | TCLK** | TCLK/2 | TCLK/4 | TCLK/3 | TCLK/5 | TCLK/10 |

^{*} The oscillator and all PLLs are stopped to minimize power consumption in modes '000' and '001.' All outputs maintain their last stable value in mode '001.' Control signals STOP0 and STOP1 can be used to ensure glitch-free start and stop when entering mode '001,' provided mode '001' is entered after the clocks have stopped and exited 10ms (maximum PLL lock time) prior to starting clocks.

et4U.com ** X1 ic

DataSheet4U.com

Group Clock Control

| STOP1 + | STOP0 + | SDATA * | PCLK (0:1) | PCLK (2:3) | BCLK (0;6) | GRAPHIC, FLOPPY | KEYBD, REFCLK |
|------------|------------|------------|------------|------------|------------|--------------------|------------------|
| 0 | 0 | 1 | Low | Low | Low | Low | Running |
| 0 | 1 | 1 | Low | Low | Running | Running | Running |
| 1 | 0 | 1 | Low | Running | Running | Running | Running |
| 1 | 1 | 1 | Running | Running | Running | Running | Running |

Outputs stop and start glitch-free within on-clock period. Outputs will not change state if the PLLs are off.

^{**} X1 is externally driven with TCLK in mode '111.'

^{*} Each output can be stopped and started glitch-free as described in the SDATA pin description above.

⁺SDATA control and STOP(0:1) control are logically ORed for each individual clock.

Preliminary Product Preview



DataShe

Absolute Maximum Ratings

Supply Voltage 7.0 V

Ambient Operating Temperature 0 to +70°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics at 3.3V

 $V_{DD} = 3.0 - 3.7 \text{ V}, T_A = 0 - 70^{\circ} \text{ C}$ unless otherwise stated

| | | DC Characteristics | 1 | | | |
|---------------------|------------------------------|---|--------|-------|--------|-------|
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Input Low Voltage | VIL | | - | - | 0.2VDD | V |
| Input High Voltage | Vih | | 0.7VDD | - | - | V |
| Input Low Current | I _{IL} | V _{IN} =0V | - | 10.5 | 28.0 | mA |
| Input High Current | Іін | V _{IN} =V _{DD} | -5.0 | 1 | 5.0 | mA |
| Output Low Current | IoL ¹ | VoL=0.8V; DataSheet4U.cor for PCLKS & BCLKS | 30.0 | 47.0 | - | mA |
| Output High Current | Iон¹ | Vol=2.0V; for PCLKS & BCLKS | - | -66.0 | -42.0 | mA |
| Output Low Current | I_{OL}^1 | VoL=0.8V; for fixed CLKs | 25.0 | 38.0 | - | mA |
| Output High Current | I _{OH} ¹ | V _{OL} =2.0V; for fixed CLKs | - | -47.0 | -30.0 | mA |
| Output Low Voltage | Vol | IOL=15mA; for PCLKS & BCLKS | - | 0.3 | 0.4 | V |
| Output High Voltage | VoH ¹ | IOH=-30mA; for PCLKS & BCLKS | 2.4 | 2.8 | - | V |
| Output Low Voltage | Vol1 | IoL=12.5mA; for fixed CLKs | - | 0.3 | 0.4 | V |
| Output High Voltage | V _{OH} ¹ | I _{OH} =-20mA; for fixed CLKs | 2.4 | 2.8 | - | V |
| Supply Current | Icc | @66.66 MHz; all outputs unloaded | - | 60 | 130 | mA |

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.

et4U.com



Preliminary Product Preview

Electrical Characteristics at 3.3V

 $V_{DD} = 3.0 - 3.7 \text{ V}$

| | | AC Characteristics | | | | |
|-------------------|------------------------|--|------|--------|------|-------|
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Rise Time | Tr^1 | 20pF load, 0.8 to 2.0V | - | 1.5 | 3 | ns |
| Fall Time | Tf^1 | 20pF load, 2.0 to 0.8V | - | 0.9 | 2 | ns |
| Rise Time | Tr^1 | 20pF load, 20% to 80% | - | 2 | 4.5 | ns |
| Fall Time | Tf^1 | 20pF load, 80% to 20% | - | 1.8 | 4.25 | ns |
| Duty Cycle | Dt^1 | 20pF load | 40 | 50 | 60 | % |
| Jitter, One Sigma | Tj1s ¹ | PCLK & BCLK Clocks; Load=20pF, FOUT>25 MHz | - | 50 | 150 | ps |
| Jitter, Absolute | T_{jab}^{1} | PCLK & BCLK Clocks; Load=20pF, FOUT>25 MHz | -250 | - | 250 | ps |
| Jitter, One Sigma | T_{j1s}^{1} | Fixed CLK and BCLK < 25 MHz and Fixed CLK; Load=20pF | -3.0 | 1 | 3.0 | % |
| Jitter, Absolute | $T_{ m jab}^1$ | Fixed CLK and BCLK < 25 MHz; Load=20pF | -5.0 | 2 | 5.0 | % |
| Input Frequency | Fi ¹ | | - | 14.318 | - | MHz |
| Clock Skew | Tsk^1 | PCLK to PCLK; Load=20pF; @1.4V | -250 | 50 | 250 | ps |
| Clock Skew | Tsk^1 | BCLK0 to other BCLK; Load=20pF; @1.4V | -500 | 90 | 500 | ps |
| Clock Skew | Tsk ¹ | PCLK to BCLK; Load=20pF; @1.4V | 1 | 2.6 | 5 | ns |

DataShe

Parameter is guaranteed by design and characterization. Not 100% tested in production. Jitter spectrum meets PowerPC PLL natural frequency in-band requirements of less than ± 150 ps. Note 1:

Note 2:


DataSheet4U.com

et4U.com

5

Preliminary Product Preview





The data is latched into the internal shift register on the falling edge of the BCLK signal with the BCLK as a reference (see waveform above). The SDATA input pattern will change at the BCLK rising edges and must be stable for loading into the shift register at the BCLK falling edges.

et4U.com

DataShe

DataSheet4U.com

Programming Bit AddressesThe following table lists the function of each of the 15 input programming bits for the device.


ICS9160-03 SDATA Serial Stop Clock Input Pin Bit Pattern

| BIT# | OUTPUT PIN | STOP CLOCK FUNCTION (Clocks stops if Bit=Low) | |
|------|------------|---|--|
| 0 | | START BIT (One "zero" bit needed to start shift register sequence.) | |
| 1 | 32 | GRAPHIC | |
| 2 | n/a | | |
| 3 | 30 | FLOPPY | |
| 4 | 28 | BCLK6 | |
| 5 | 27 | BCLK5 | |
| 6 | 21 | BCLK4 | |
| 7 | 22 | BCLK3 | |
| 8 | 24 | BCLK2 | |
| 9 | 25 | BCLK1 | |
| 10 | 19 | BCLK0 | |
| 11 | n/a | | |
| 12 | 12 | PCLK3 | |
| 13 | 11 | PCLK2 | |
| 14 | 9 | PCLK1 | |
| 15 | 8 | PCLK0 | |

DataSheet4U.com



Preliminary Product Preview



0.020 5 Deg Typ.
DataSheet4U.com

0.010 \$\frac{1}{2}\$ 0.101 \pm 0.010

0.092 \pm 0.005 \$\frac{1}{2}\$ 0.005


Pitch Typ.

32-Pin SOIC Package

| LEAD COUNT | 32L |
|------------|------|
| DIMENSONL | .804 |

Ordering Information

ICS9160M-03



DataSheet4U.com

et4U.com