Datasheet4U Logo Datasheet4U.com

ICS680-01 - Networking Clock Synthesizer and Zero Delay Buffer

Description

The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input.

The device includes a low-skew, single input to four output zero delay clock buffer.

It can replace multiple crystals and oscillators, saving board space and cost.

Features

  • Packaged in 24-pin TSSOP Available in Pb (lead) free package Replaces multiple crystals and oscillators Input crystal or clock frequency of 25 MHz Five output driver driven by external clock Duty cycle of 45/55 Operating voltage of 3.3 V Advanced, low-power CMOS process Fixed output frequencies of 25 MHz and 48 MHz Selectable output frequencies of 24 MHz, 48 MHz, 50 MHz and 66.6666 MHz.

📥 Download Datasheet

Datasheet Details

Part number ICS680-01
Manufacturer Integrated Circuit Systems
File Size 187.79 KB
Description Networking Clock Synthesizer and Zero Delay Buffer
Datasheet download datasheet ICS680-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS601-01 LOW PHASE NOISE CLOCK MULTIPLIER Renesas
ICS601-02 LOW PHASE NOISE CLOCK MULTIPLIER Renesas
ICS601-21 LOW PHASE NOISE CLOCK MULTIPLIER Renesas
ICS621 LOW SKEW 1 TO 4 CLOCK BUFFER Renesas
ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS650-01B System Peripheral Clock Source
ICS650-05 HDTV Clock Synthesizer
ICS650-07B Broadcom Clock Source
ICS650-07C Networking Clock Source
ICS650-11B BroadCom Networking Clock Synthesizer

Full PDF Text Transcription

Click to expand full text
ICS680-01 Networking Clock Synthesizer and Zero Delay Buffer www.DataSheet4U.com Description The ICS680-01 generates four high-frequency clock outputs and a reference from a 25 MHz crystal or clock input. The device includes a low-skew, single input to four output zero delay clock buffer. It can replace multiple crystals and oscillators, saving board space and cost. The device has a power-down tri-state (PDTS) pin that place the clock outputs in a high-impedance state when pulled low. The PDTS pin includes an internal pull-up resistor.
Published: |