Datasheet4U Logo Datasheet4U.com

ICS651-03 - VOIP Clock Source

Description

The ICS651-03 is a low cost frequency generator designed to support voice-over-internet protocol (VOIP) applications.

Features

  • Packaged in 16-pin TSSOP Replaces multiple crystals and oscillators Input crystal or clock frequency of 27 MHz Fixed reference output frequency of 80 MHz Fixed output frequency of 48 MHz Fixed output frequency of 25 MHz Reference output frequency of 27 MHz Duty cycle of 40/60 Operating voltage of 3.3 V Advanced, low power CMOS process Block Diagram VDD 6 PLL1 80M PLL2 48M 25M 27 MHz crystal.

📥 Download Datasheet

Datasheet preview – ICS651-03

Datasheet Details

Part number ICS651-03
Manufacturer Integrated Circuit Systems
File Size 215.77 KB
Description VOIP Clock Source
Datasheet download datasheet ICS651-03 Datasheet
Additional preview pages of the ICS651-03 datasheet.

📁 Similar Datasheet

  • ICS651 - LOW SKEW 1 TO 4 CLOCK BUFFER (Renesas)
  • ICS650-01 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)
  • ICS650-07C - NETWORKING CLOCK SOURCE (Renesas)
  • ICS650-11 - NETWORKING CLOCK SYNTHESIZER (IDT)
  • ICS650-14 - NETWORKING SYSTEM CLOCK (Renesas)
  • ICS650-21 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)
  • ICS650-22 - PRV AND STB CLOCK SOURCE (Renesas)
  • ICS650-27 - NETWORKING CLOCK SOURCE (Renesas)
  • ICS650-40A - ETHERNET SWITCH CLOCK SOURCE (Renesas)
  • ICS650-41 - SPREAD SPECTRUM CLOCK SYNTHESIZER (IDT)
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) ICS651-03 VOIP Clock Source Description The ICS651-03 is a low cost frequency generator designed to support voice-over-internet protocol (VOIP) applications. Using analog/digital Phase-Locked Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal input to produce four output clocks supporting DSP, video encoder, and memory functions. To form a complete VOIP clocking solution use the ICS651-02 companion device. The device also has a power down feature that tri-states the clock outputs and turns off the PLL when the PDTS pin is taken low.
Published: |