ICS650-22 Datasheet PDF - Integrated Circuit Systems PVR and STB Clock Source Specs

ICS650-22 - PVR and STB Clock Source

Datasheet Summary

Description

The ICS650-22 is a low-cost, low-jitter, high-performance clock synthesizer for personal video recorders (PVR) and set-top box (STB) applications.

Features

Packaged in 20-pin narrow SSOP (QSOP) Available in Pb (lead) free package 27 MHz fundamental crystal or clock input Zero ppm synthesis error in all clocks Low skew 33.33 MHz clock outputs Output enable controls all outputs Full CMOS output swing with 25 mA output drive capability at TTL levels.
Advanced, low-power, sub-micron CMOS process.
3.3 V +10% operating voltage Block Diagram VDD 6 4 33.33 MHz 48 MH.

Datasheet Details

Part number	ICS650-22
Manufacturer	Integrated Circuit Systems
File Size	193.52 KB
Description	PVR and STB Clock Source
Datasheet	ICS650-22 Datasheet
Additional preview pages of the ICS650-22 datasheet.

📁 Similar Datasheet

ICS650-22 - PRV AND STB CLOCK SOURCE (Renesas)

ICS650-21 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-27 - NETWORKING CLOCK SOURCE (Renesas)

ICS650-01 - SYSTEM PERIPHERAL CLOCK SOURCE (Renesas)

ICS650-07C - NETWORKING CLOCK SOURCE (Renesas)

ICS650-11 - NETWORKING CLOCK SYNTHESIZER (IDT)

ICS650-14 - NETWORKING SYSTEM CLOCK (Renesas)

ICS650-40A - ETHERNET SWITCH CLOCK SOURCE (Renesas)

ICS650-41 - SPREAD SPECTRUM CLOCK SYNTHESIZER (IDT)

ICS650-44 - SPREAD SPECTRUM CLOCK SYNTHESIZER (Renesas)

Full PDF Text Transcription

Click to expand full text

( DataSheet : www.DataSheet4U.com ) ICS650-22 PVR and STB Clock Source Description The ICS650-22 is a low-cost, low-jitter, high-performance clock synthesizer for personal video recorders (PVR) and set-top box (STB) applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 27 MHz crystal input to produce multiple clocks for personal video recorder applications. Features • • • • • • • Packaged in 20-pin narrow SSOP (QSOP) Available in Pb (lead) free package 27 MHz fundamental crystal or clock input Zero ppm synthesis error in all clocks Low skew 33.33 MHz clock outputs Output enable controls all outputs Full CMOS output swing with 25 mA output drive capability at TTL levels • Advanced, low-power, sub-micron CMOS process • 3.

Published: Apr 27, 2006 |