Datasheet4U Logo Datasheet4U.com

ICS5314I-01 - DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

Description

The ICS85314I-01 is a low skew, high performance 1-to-5 Differential-to-2.5V/3.3V LVPECL HiPerClockS™ Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The ICS85314I-01 has two selectable clock inputs.

Features

  • 5 differential 2.5V/3.3V LVPECL outputs.
  • Selectable differential CLK0, nCLK0 or LVCMOS inputs.
  • CLK0, nCLK0 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • CLK1 can accept the following input levels: LVCMOS or LVTTL.
  • Maximum output frequency: 700MHz.
  • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input.
  • Output skew: 30ps (maximum), TSSOP package 50p.

📥 Download Datasheet

Datasheet Details

Part number ICS5314I-01
Manufacturer Integrated Circuit Systems
File Size 296.37 KB
Description DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER
Datasheet download datasheet ICS5314I-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS501 PLL CLOCK MULTIPLIER IDT
ICS501 PLL CLOCK MULTIPLIER Renesas
ICS501A PLL CLOCK MULTIPLIER Renesas
ICS501A PLL CLOCK MULTIPLIER IDT
ICS501B PLL CLOCK MULTIPLIER Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS5314I-11 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER
ICS5310I-01 ECL/LVPECL FANOUT BUFFER
ICS5310I-31 DIFFERENTIAL-TO-ECL/LVPECL FANOUT BUFFER
ICS5342 16-Bit Integrated Clock-LUT-DAC
ICS501 LOCO PLL Clock Multiplier

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS85314I-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER FEATURES • 5 differential 2.5V/3.3V LVPECL outputs • Selectable differential CLK0, nCLK0 or LVCMOS inputs • CLK0, nCLK0 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • CLK1 can accept the following input levels: LVCMOS or LVTTL • Maximum output frequency: 700MHz • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input • Output skew: 30ps (maximum), TSSOP package 50ps (maximum), SOIC package • Part-to-part skew: 350ps (maximum) • Propagation delay: 1.8ns (maximum) • RMS phase jitter @ 155.52MHz (12kHz - 20MHz): 0.
Published: |