Datasheet4U Logo Datasheet4U.com

IS61NVP25618A - (IS61NVPxxxxxA) STATE BUS SRAM

Datasheet Summary

Description

The 4 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications.

Features

  • www. DataSheet4U. com.

📥 Download Datasheet

Datasheet preview – IS61NVP25618A

Datasheet Details

Part number IS61NVP25618A
Manufacturer ISSI
File Size 253.41 KB
Description (IS61NVPxxxxxA) STATE BUS SRAM
Datasheet download datasheet IS61NVP25618A Datasheet
Additional preview pages of the IS61NVP25618A datasheet.

📁 Similar Datasheet

  • IS61NVP204818A - 36Mb STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVP204836B - PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVP102436A - 36Mb STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVP409618B - PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVF102418 - STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVF204836B - FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVF409618B - FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVF51236 - STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVVF204836B - FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
  • IS61NVVF409618B - FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS61NLP12832A IS61NLP12836A/IS61NVP12836A IS61NLP25618A/IS61NVP25618A 128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE 'NO WAIT' STATE BUS SRAM ISSI ® PRELIMINARY INFORMATION SEPTEMBER 2005 FEATURES www.DataSheet4U.com DESCRIPTION The 4 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 128K words by 32 bits, 128K words by 36 bits, and 256K words by 18 bits, fabricated with ISSI's advanced CMOS technology. Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read.
Published: |