Datasheet4U Logo Datasheet4U.com

IDT71V2546XS - 3.3V Synchronous ZBT SRAM

Description

The IDT71V2546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM.

Features

  • 128K x 36 memory configurations.
  • Supports high performance system speed - 150 MHz (3.8 ns Clock-to-Data Access).
  • ZBTTM Feature - No dead cycles between write and read cycles.
  • Internally synchronized output buffer enable eliminates the need to control OE.
  • Single R/W (READ/WRITE) control pin.
  • Positive clock-edge triggered address, data, and control signal registers for fully pipelined.

📥 Download Datasheet

Datasheet Details

Part number IDT71V2546XS
Manufacturer IDT
File Size 693.11 KB
Description 3.3V Synchronous ZBT SRAM
Datasheet download datasheet IDT71V2546XS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT71V2546SA 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs Integrated Device Technology
IDT71V2548S 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs Integrated Device Technology
IDT71V2548SA 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs Integrated Device Technology
IDT71V2558S 3.3V Synchronous ZBT SRAMs 2.5V I/O Integrated Device Technology
IDT71V2558SA 3.3V Synchronous ZBT SRAMs 2.5V I/O Integrated Device Technology

Other Datasheets by IDT

Part Number Description
IDT71V2546S 3.3V Synchronous ZBT SRAM
IDT71V2556S 3.3V Synchronous ZBT SRAMs
IDT71V2556SA 3.3V Synchronous ZBT SRAMs
IDT71V2556XS 3.3V Synchronous ZBT SRAMs
IDT71V2556XSA 3.3V Synchronous ZBT SRAMs

Full PDF Text Transcription

Click to expand full text
128K x 36 3.3V Synchronous ZBT™ SRAM 2.5V I/O, Burst Counter Pipelined Outputs IDT71V2546S/XS Features ◆ 128K x 36 memory configurations ◆ Supports high performance system speed - 150 MHz (3.8 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/W (READ/WRITE) control pin ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications ◆ 4-word burst capability (interleaved or linear) ◆ Individual byte write (BW1 - BW4) control (May tie active) ◆ Three chip enables for simple depth expansion ◆ 3.3V power supply (±5%), 2.
Published: |