Datasheet4U Logo Datasheet4U.com

8P73S674 - 1.8V LVPECL Clock Divider

Description

The 8P73S674 is a 1.8V LVPECL Clock Divider and Fanout Buffer.

The device has been designed for clock signal division and fanout in wireless base station (radio and base band), high-end computing and telecommunication equipment.

The device is optimized to deliver excellent phase noise performance.

📥 Download Datasheet

Datasheet Details

Part number 8P73S674
Manufacturer IDT
File Size 211.22 KB
Description 1.8V LVPECL Clock Divider
Datasheet download datasheet 8P73S674 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8P73S674 1.8V LVPECL Clock Divider Renesas
8P791208 Low Additive Jitter 2:8 Buffer Renesas

Other Datasheets by IDT

Part Number Description
8P791208 Low Additive Jitter 2:8 Buffer
8P79818 Programmable Low Additive Jitter 2:8 Buffer

Full PDF Text Transcription

Click to expand full text
1.8V LVPECL Clock Divider 8P73S674 DATA SHEET General Description The 8P73S674 is a 1.8V LVPECL Clock Divider and Fanout Buffer. The device has been designed for clock signal division and fanout in wireless base station (radio and base band), high-end computing and telecommunication equipment. The device is optimized to deliver excellent phase noise performance. The 8P73S674 uses SiGe technology for an optimum of high clock frequency and low phase noise performance, combined with high power supply noise rejection. The device offers the frequency division by ÷1, ÷2, ÷4 and ÷8. Four low-skew 1.8V LVPECL outputs are available for and support clock output frequencies up to 1GHz (÷1 frequency division). 1.8V LVPECL outputs are terminated 50 to GND.
Published: |