841N254B Datasheet PDF - IDT NG Crystal-to-LVDS/ HCSL Clock Synthesizer Specs

841N254B - NG Crystal-to-LVDS/ HCSL Clock Synthesizer

Datasheet Summary

Description

The 841N254B is a 4-output clock synthesizer designed for S-RIO 1.3 and 2.0 reference clock applications.

The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance.

Features

Fourth generation FemtoClock® (NG) technology.
Selectable 250MHz, 156.25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal.
Four differential clock outputs (two LVDS and two HCSL outputs).
Crystal interface designed for 25MHz, parallel resonant crystal.
RMS phase jitter at 156.25MHz, using a 25MHz crystal (1MHz - 20MHz): 0.27ps (typical).
RMS phase jitter at 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.32ps (typical).
P.

Datasheet Details

Part number	841N254B
Manufacturer	IDT
File Size	610.28 KB
Description	NG Crystal-to-LVDS/ HCSL Clock Synthesizer
Datasheet	841N254B Datasheet
Additional preview pages of the 841N254B datasheet.

📁 Similar Datasheet

841N254B - NG Crystal-to-LVDS/HCSL Clock Synthesizer (Renesas)

841N4830 - NG Crystal-to-HCSL Frequency Synthesizer (Renesas)

841N4830 - NG Crystal-To-HCSL Frequency Synthesizer (Integrated Device Technology)

8413S09 - Clock Generator (Renesas)

8413S12B - HCSL/ LVCMOS Clock Generator (Renesas)

8413S12I-100 - Clock Generator (Renesas)

841608 - Crystal-to-HCSL Clock Generator (Renesas)

841S01 - PCI Clock Generator (Renesas)

Full PDF Text Transcription

Click to expand full text

FemtoClock® NG Crystal-to-LVDS/ HCSL Clock Synthesizer 841N254B Datasheet Description The 841N254B is a 4-output clock synthesizer designed for S-RIO 1.3 and 2.0 reference clock applications. The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance. The four outputs are organized in two banks of two LVDS and two HCSL ouputs. The device uses IDT’s fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The synthesized clock frequency and the phase-noise performance are optimized for driving RIO 1.3 and 2.0 SerDes reference clocks. The device supports 3.3V and 2.

Published: Dec 21, 2016 |