Datasheet4U Logo Datasheet4U.com

HY5DU56422CT - (HY5DU56xx22CT) 256M-P DDR SDRAM

Description

and is subject to change without notice.

Hynix semiconductor does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

  • VDD/VDDQ = 2.5 ~ 2.7V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On chip DLL align D.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HY5DU561622CTP 256M gDDR SDRAM Hynix
HY5DU281622 4 Banks x 2M x 16Bit Double Data Rate SDRAM Hyundai
HY5DU281622FTP 128Mb DDR SDRAM Hynix
HY5DU281622LT-H 4 Banks x 2M x 16Bit Double Data Rate SDRAM Hyundai
HY5DU281622LT-K 4 Banks x 2M x 16Bit Double Data Rate SDRAM Hyundai

Other Datasheets by SK Hynix

Part Number Description
HY5DU56422CF (HY5DU56xxxC(L)F) 256M DDR SDRAM
HY5DU56422AT (HY5DU56xx22A(L)T) 256M-S DDR SDRAM
HY5DU56422BT-D4 (HY5DU56x22BT-D4x) 256M-P DDR SDRAM
HY5DU56422BT-D43 (HY5DU56x22BT-D4x) 256M-P DDR SDRAM
HY5DU56422DT (HY5DU56xx22DT) 256Mb DDR SDRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HY5DU56422CT-D4/D43 HY5DU56822CT-D4/D43 HY5DU561622CT-D4/D43 256M-P DDR SDRAM HY5DU56422CT-D4/D43 HY5DU56822CT-D4/D43 HY5DU561622CT-D4/D43 This document is a general product description and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.3 / Oct. 2003 HY5DU56422CT-D4/D43 HY5DU56822CT-D4/D43 HY5DU561622CT-D4/D43 DESCRIPTION PRELIMINARY The Hynix HY5DU56422, HY5DU56822 and HY5DU561622 are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.
Published: |