Datasheet4U Logo Datasheet4U.com

HY27SF161G2M - (HY27UF(08/16)1G2M / HY27SF(08/16)1G2M) 1Gbit (128Mx8bit/64Mx16bit) NAND Flash Memory

Download the HY27SF161G2M datasheet PDF. This datasheet also covers the HY27UF081G2M variant, as both devices belong to the same (hy27uf(08/16)1g2m / hy27sf(08/16)1g2m) 1gbit (128mx8bit/64mx16bit) nand flash memory family and are provided as variant models within a single manufacturer datasheet.

Description

The HYNIX HY27(U/S)F(08/16)1G2M series is a 128Mx8bit with spare 4Mx8 bit capacity.

The device is offered in 1.8V Vcc Power Supply and in 3.3V Vcc Power Supply.

Its NAND cell provides the most cost-effective solution for the solid state mass storage market.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HY27UF081G2M_HynixSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HY27SF161G2M
Manufacturer SK Hynix
File Size 420.81 KB
Description (HY27UF(08/16)1G2M / HY27SF(08/16)1G2M) 1Gbit (128Mx8bit/64Mx16bit) NAND Flash Memory
Datasheet download datasheet HY27SF161G2M Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HY27UG088G5B 8Gb NAND FLASH Hynix
HY27UG088G5M 8Gb NAND Flash Hynix
HY27UG088GDB 8Gb NAND FLASH Hynix
HY27UG088GDM 8Gb NAND Flash Hynix
HY27UH08AG5B 16Gbit (2Gx8bit) NAND Flash Hynix

Other Datasheets by SK Hynix

Part Number Description
HY27SF081G2M (HY27UF(08/16)1G2M / HY27SF(08/16)1G2M) 1Gbit (128Mx8bit/64Mx16bit) NAND Flash Memory
HY27SA081G1M (HY27SAxxx) 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SA161G1M (HY27SAxxx) 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SAxxx (HY27UAxxx) 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SG082G2M (HY27xx Series) 2G-Bit NAND Flash

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) Preliminary HY27UF(08/16)1G2M Series HY27SF(08/16)1G2M Series 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Document Title 1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory Revision History Revision No. 0.0 1) Initial Draft. 1) Correct Fig.10 Sequential out cycle after read 2) Add the text to Fig.1, Table.1, Table.2 - text : IO15 - IO8 (x16 only) 3) Delete ‘3.2 Page program NOTE 1. - Note : if possible it is better to remove this constrain 4) Change the text ( page 10,13, 45) - 2.2 Address Input : 28 Addresses -> 27 Addresses - 3.7 Reset : Fig.29 -> Fig.30 - 5.1 Automatic page read after power up : Fig.30 -> Fig.29 5) Add 5.3 Addressing for program operation & Fig.34 1) Change TSOP, WSOP, FBGA package dimension & figures.
Published: |