Datasheet4U Logo Datasheet4U.com

H55S1G62MFP-60 - 1Gb (64Mx16bit) Mobile SDRAM

Description

and is subject to change without notice.

Hynix does not assume any responsibility for use of circuits described.

No patent licenses are implied.

Features

  • Standard SDRAM Protocol Clock Synchronization Operation - All the commands registered on positive edge of basic input clock (CLK).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
H5551 NPN SILICON TRANSISTOR SHANTOU HUASHAN ELECTRONIC DEVICES
H556 PNP Silicon Transistor Shantou Huashan Electronic
H557 NPN SILICON TRANSISTOR SHANTOU HUASHAN ELECTRONIC DEVICES
H558 NPN SILICON TRANSISTOR SHANTOU HUASHAN ELECTRONIC DEVICES

Other Datasheets by SK Hynix

Part Number Description
H55S1G62MFP-75 1Gb (64Mx16bit) Mobile SDRAM
H55S1G62MFP-A3 1Gb (64Mx16bit) Mobile SDRAM
H55S1G22MFP-60 1Gb (32Mx32bit) Mobile SDRAM
H55S1G22MFP-75 1Gb (32Mx32bit) Mobile SDRAM
H55S1G22MFP-A3 1Gb (32Mx32bit) Mobile SDRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 1GBit MOBILE SDR SDRAMs based on 16M x 4Bank x16I/O Specification of 1Gb (64Mx16bit) Mobile SDRAM Memory Cell Array - Organized as 4banks of 16,777,216 x16 This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev 1.2 / Jul. 2008 1 www.DataSheet4U.com 1Gbit (64Mx16bit) Mobile SDR Memory H55S1G62MFP Series Document Title 4Bank x 16M x 16bit Synchronous DRAM 11 Revision History Revision No. 0.1 0.2 1.0 1.1 1.2 Initial Draft Modify : IDD5 : 100mA --> 120mA IDD6 (@45oC, Full Bank) : 450uA --> 500uA Final Version Modify : tRAS ( MHz/133Mhz: 42ns/45ns) History Draft Date Sep. 2007 Jan. 2008 Mar. 2008 Jun. 2008 Jul.
Published: |