Datasheet4U Logo Datasheet4U.com

HD74HCT564 - Octal D-type Flip-Flops (with 3-state outputs)

Description

These devices are positive edge triggered flip-flops.

The difference between HD74HCT564 and HD74HCT574 is only that the former has inverting outputs and the latter has non-inverting outputs.

Features

  • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (D to Q, Q) = 15 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Outputs Output Control L L L H L X Clock Data H L X X HD74HCT564 L H Q0 Z HD74HCT574 H L Q0 Z HD74HCT.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HCT1G00 2-input NAND Gate Renesas Technology
HD74HCT1G08 2-input AND Gate Renesas Technology
HD74HCT1G32 High Speed CMOS two input OR gate Using Silicon Gate CMOS Process Renesas Technology
HD74HCT1G66 Analog Switch Renesas Technology
HD74HCT238 3-to-8-line Decoder/Demultiplexer Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HCT563 Octal Transparent Latches (with 3-state outputs)
HD74HCT533 Octal D-type Transparent Latches(with inverted 3-state outputs)
HD74HCT534 Octal D-type Flip-Flops(with inverted 3-state outputs)
HD74HCT540 Octal Buffers/Line Drivers (with 3-state outputs)
HD74HCT541 Octal Buffers/Line Drivers (with 3-state outputs)

Full PDF Text Transcription

Click to expand full text
HD74HCT564/HD74HCT574 Octal D-type Flip-Flops (with 3-state outputs) Description These devices are positive edge triggered flip-flops. The difference between HD74HCT564 and HD74HCT574 is only that the former has inverting outputs and the latter has non-inverting outputs. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q or Q outputs on positive going transitions of the clock (CK) input. When a high logic level is applied to the output control (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |