Datasheet4U Logo Datasheet4U.com

HD74HCT238 - 3-to-8-line Decoder/Demultiplexer

Description

The HD74HCT238 has 3 binary select inputs (A, B, and C).

If the device is enabled these inputs determined which one of the eight normally high outputs will go low.

Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders.

Features

  • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A, B, C to Y) = 18.5 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HCT238 Function Table Inputs Enable G1 X X L H H H H H H H H G2A X H X L L L L L L L L G2B H X X L L L L L L.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HCT238 3-to-8-line Decoder/Demultiplexer Renesas
HD74HCT1G00 2-input NAND Gate Renesas Technology
HD74HCT1G08 2-input AND Gate Renesas Technology
HD74HCT1G32 High Speed CMOS two input OR gate Using Silicon Gate CMOS Process Renesas Technology
HD74HCT1G66 Analog Switch Renesas Technology

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HCT237 3-to-8-line Decoder/Demultiplexer with Address Latch
HD74HCT240 Octal Buffers/Line Drivers/Line Receivers(with inverted 3-state outputs)
HD74HCT241 Octal Buffers/Line Drivers/Line Receivers(with noninverted 3-state outputs)
HD74HCT242 Quad. Bus Transceivers (with 3-state outputs)
HD74HCT243 Quad. Bus Transceivers (with 3-state outputs)

Full PDF Text Transcription

Click to expand full text
HD74HCT238 3-to-8-line Decoder/Demultiplexer Description The HD74HCT238 has 3 binary select inputs (A, B, and C). If the device is enabled these inputs determined which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders. Features • • • • • • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A, B, C to Y) = 18.5 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.
Published: |