Datasheet4U Logo Datasheet4U.com

HD74HC174 - Hex D-type Flip-Flops (with Clear)

Description

This device contains 6 master-slave flip-flops with a common clock and common clear.

Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input.

The clear input when low, sets all outputs to a low state.

Features

  • High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Inputs Clear L H H H H L Clock X D X H L X X Outputs Q L H L no change no change HD74HC174 Pin Arrangement Clear 1 1Q 2 1D 3 2D 4 2Q 5 3D 6 3Q 7 GND 8 (Top view) Q CLR D CK Q CLR CK D 16 V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC174 Hex D-type Flip-Flops Renesas
HD74HC173 4-bit D-type Register Renesas
HD74HC175 Quad. D-type Flip-Flops Renesas
HD74HC10 Triple 3-input NAND Gates Renesas
HD74HC107 Dual J-K Flip-Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC173 4-bit D-type Register
HD74HC175 Quad. D-typ Flip-Flops (with Clear)
HD74HC10 Triple 3-input NAND Gates
HD74HC107 Dual J-K Flip-Flops
HD74HC108 Dual J-K Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74HC174 Hex D-type Flip-Flops (with Clear) Description This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input. The clear input when low, sets all outputs to a low state.
Published: |