Datasheet4U Logo Datasheet4U.com

HD74HC173 - 4-bit D-type Register

Description

The four D type Flip-Flops operate synchronously from a common clock.

The 3-state outputs allow the device to be used in bus organized systems.

The outputs are placed in the 3-stage mode when either of the output disable pins are in the logic high level.

Features

  • High Speed Operation: tpd (Clock to Q) = 14 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Inputs Data Enable Clear H L L L L L Clock X L G1 X X H X L L G2 X X X H L L Data D X X X X L H Output Q L Q0 Q0 Q0 L H Note: When either M or N (or both) is (are) high the output is disable.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC173 4-bit D-type Register Renesas
HD74HC174 Hex D-type Flip-Flops Renesas
HD74HC175 Quad. D-type Flip-Flops Renesas
HD74HC10 Triple 3-input NAND Gates Renesas
HD74HC107 Dual J-K Flip-Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC174 Hex D-type Flip-Flops (with Clear)
HD74HC175 Quad. D-typ Flip-Flops (with Clear)
HD74HC10 Triple 3-input NAND Gates
HD74HC107 Dual J-K Flip-Flops
HD74HC108 Dual J-K Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74HC173 4-bit D-type Register (with 3-state Outputs) Description The four D type Flip-Flops operate synchronously from a common clock. The 3-state outputs allow the device to be used in bus organized systems. The outputs are placed in the 3-stage mode when either of the output disable pins are in the logic high level. The input disable allows the flip-flops to remain in their present states without having to disrupt the clock. If either of the 2 input disables are taken to a logic high level, the Q outputs are fed back to the inputs, forcing the flip-flops to remain in the same state. Clearing is enabled by taking the clear input to a logic high level. The data outputs change state on the positive going edge of the clock.
Published: |