Datasheet4U Logo Datasheet4U.com

HD74ALVCH162831 - 1-bit 4-bit Address Register / Driver with 3-state Outputs

Description

This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±12 mA (@VCC = 3.0 V).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
  • All outputs have equivalent 26 Ω series resistors, so no external resistors are required. HD74ALVCH162831 Function Table Inputs OE H L L L L SEL X H H L L CLK X X X ↑ ↑ A X.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH162831 1-bit 4-bit Address Register / Driver Renesas
HD74ALVCH162830 1-bit to 2-bit Address Driver Renesas
HD74ALVCH162827 20-bit Buffers / Drivers Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH162830 1-bit to 2-bit Address Driver with 3-state Outputs
HD74ALVCH162835 18-bit Universal Bus Drivers with 3-state Outputs
HD74ALVCH162836 20-bit Universal Bus Driver with 3-state Outputs
HD74ALVCH162820 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs
HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH162831 1-bit 4-bit Address Register / Driver with 3-state Outputs ADE-205-195 (Z) Preliminary 1st. Edition March 1998 Description This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The HD74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input. When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output enable (OE) controls. Each OE controls two groups of nine outputs. When SEL is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop.
Published: |