Datasheet4U Logo Datasheet4U.com

HD74ALVCH162827 - 20-bit Buffers / Drivers with 3-state Outputs

Description

The HD74ALVCH162827 is composed of two 10-bit sections with separate output enable signals.

For either 10-bit buffer section, the two output enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±12 mA (@V CC = 3.0 V).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
  • All outputs have equivalent 26 Ω series resistors, so no external resistors are required. HD74ALVCH162827 Function Table Inputs OE1 L L H X H : High level L : Low level X :.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH162827 20-bit Buffers / Drivers Renesas
HD74ALVCH162830 1-bit to 2-bit Address Driver Renesas
HD74ALVCH162831 1-bit 4-bit Address Register / Driver Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH162820 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs
HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs
HD74ALVCH162825 18-bit Buffers / Drivers with 3-state Outputs
HD74ALVCH162830 1-bit to 2-bit Address Driver with 3-state Outputs
HD74ALVCH162831 1-bit 4-bit Address Register / Driver with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH162827 20-bit Buffers / Drivers with 3-state Outputs ADE-205-188B (Z) 3rd. Edition December 1999 Description The HD74ALVCH162827 is composed of two 10-bit sections with separate output enable signals. For either 10-bit buffer section, the two output enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output enable input is high, the outputs of that 10-bit buffer section are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce < 0.8 V (@VCC = 3.
Published: |