Datasheet4U Logo Datasheet4U.com

HD74ALVC16334 - 16-bit Universal Bus Driver with 3-state Outputs

Description

This HD74ALVC16334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation.

Data flow from A to Y is controlled by the output enable (OE ) input.

The device operates in the transparent mode when the latch enable (LE) input is low.

Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@V CC = 3.0 V) HD74ALVC16334 Function Table Inputs OE H L L L L L LE X L L H H H CLK X X X ↑ ↑ L or H A X L H L H X Z L H L H Y0.
  • 1 Output Y H : High level L : Low level X : Immaterial Z : High impedance ↑ : Low to high transition Note: 1. Output level before the indicated steady state.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVC162835 18-bit Universal Bus Driver Renesas
HD74ALVC165245A 16-Bit Dual-supply Bus Transceiver Renesas
HD74ALVC166245A 16-Bit Dual-supply Bus Transceiver Renesas
HD74ALVC16835 18-bit Universal Bus Driver Renesas
HD74ALVC1G04 Single Inverter Buffer Renesas Technology

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVC162244 16-bit Buffer / Driver with 3-state Outputs
HD74ALVC162334 16-bit Universal Bus Driver with 3-state Outputs
HD74ALVC16244 16-bit Buffer / Driver with 3-state Outputs
HD74ALVC162834 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable
HD74ALVC162834A 18-bit Universal Bus Driver with 3-state Outputs and Inverted Latch Enable

Full PDF Text Transcription

Click to expand full text
HD74ALVC16334 16-bit Universal Bus Driver with 3-state Outputs ADE-205-208 (Z) Preliminary 1st. Edition December 1997 Description This HD74ALVC16334 is a 16-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by the output enable (OE ) input. The device operates in the transparent mode when the latch enable (LE) input is low. When LE is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch/flip flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state.
Published: |