Datasheet4U Logo Datasheet4U.com

HD74ALVC16835 - 18-bit Universal Bus Driver

General Description

The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.

Data flow from A to Y is controlled by output enable (OE).

The device operates in the transparent mode when the latch enable (LE) input is high.

Key Features

  • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2”.
  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVC16835 18-bit Universal Bus Driver with 3-state Outputs Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74ALVC162835 18-bit Universal Bus Driver
HD74ALVC165245A 16-Bit Dual-supply Bus Transceiver
HD74ALVC166245A 16-Bit Dual-supply Bus Transceiver
HD74ALVC1G06 Single Inverter Buffer / Driver
HD74ALVC1G07 Single Buffer / Driver
HD74ALVC1G86 2-input Exclusive-OR Gate
HD74ALVC2G00 Dual 2-input NAND Gates
HD74ALVC2G02 Dual 2-input NOR Gates
HD74ALVC2G04 Triple Inverter Buffers
HD74ALVC2G06 Triple Inverter Buffers / Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74ALVC16835 18-bit Universal Bus Driver with 3-state Outputs REJ03D0053-0700 (Previous: ADE-205-192E) Rev.7.00 Apr 07, 2006 Description The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip flop on the low to high transition of the CLK. When OE is high, the outputs are in the high impedance state.