Datasheet4U Logo Datasheet4U.com

HDD16M64F8 - DDR SDRAM Module 128Mbyte

Description

The HDD16M64F8 is a 32M x 64 bit Double Data Rate(DDR) Synchronous Dynamic RAM high-density memory module.

The module consists of eight CMOS 16M x 8 bit with 4banks DDR SDRAMs in 66pin TSOP-II 400mil packages and 2K EEPROM in 8-pin TSSOP package on a 200-pin glass-epoxy.

Features

  • Part Identification HDD16M64F8.
  • 10A : HDD16M64F8.
  • 13A : HDD16M64F8.
  • 13B : 100MHz (CL=2) 133MHz (CL=2) 133MHz (CL=2.5).
  • 128MB(16Mx64) Unbuffered DDR SMM based on 16Mx8 DDR SDRSM.
  • 2.5V ± 0.2V VDD and VDDQ power supply.
  • Auto & self refresh capability (4096 Cycles/64ms).
  • All input and output are compatible with SSTL_2 interface.
  • Data(DQ), Data strobes and write masks latched on the rising and falling edges of the cloc.

📥 Download Datasheet

Datasheet Details

Part number HDD16M64F8
Manufacturer Hanbit Electronics
File Size 160.38 KB
Description DDR SDRAM Module 128Mbyte
Datasheet download datasheet HDD16M64F8 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HDD-1206 12-Bit Deglitched Voltage Out D/A Converter Analog Devices
HDDB01NSSB11 SAW DUPLEXER Shoulder

Other Datasheets by Hanbit Electronics

Part Number Description
HDD16M64B8 DDR SDRAM Module 128Mbyte
HDD16M64D8W DDR SDRAM Module 128Mbyte
HDD16M72D9RPW DDR SDRAM Module 128Mbyte
HDD16M72D9W DDR SDRAM Module 128Mbyte
HDD128M72D18RPW DDR SDRAM Module 1024Mbyte

Full PDF Text Transcription

Click to expand full text
HANBit HDD16M64F8 DDR SDRAM Module 128Mbyte (16Mx64bit), based on16Mx8,4Banks, 4K Ref., SMM, Part No. HDD16M64F8 GENERAL DESCRIPTION The HDD16M64F8 is a 32M x 64 bit Double Data Rate(DDR) Synchronous Dynamic RAM high-density memory module. The module consists of eight CMOS 16M x 8 bit with 4banks DDR SDRAMs in 66pin TSOP-II 400mil packages and 2K EEPROM in 8-pin TSSOP package on a 200-pin glass-epoxy. Four 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM. The HSD16M64F8L is a SMM(Stackable Memory Module type) .Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS.
Published: |