Datasheet4U Logo Datasheet4U.com

74F193 - Up/Down Binary Counter

Description

The 74F193 is an up/down modulo-16 binary counter.

Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously.

The outputs change state synchronously with the LOW-toHIGH transitions on the clock inputs.

📥 Download Datasheet

Datasheet preview – 74F193

Datasheet Details

Part number 74F193
Manufacturer Fairchild
File Size 71.40 KB
Description Up/Down Binary Counter
Datasheet download datasheet 74F193 Datasheet
Additional preview pages of the 74F193 datasheet.

📁 Similar Datasheet

  • 74F193 - Up/down binary counter (Philips)
  • 74F193 - Up/Down Binary Counter (National Semiconductor)
  • 74F190 - Up/Down Decade Counter (National Semiconductor)
  • 74F191 - Up/down binary counter (Philips)
  • 74F191 - Up/Down Binary Counter (National Semiconductor)
  • 74F192 - Up/Down Decade Counter (National Semiconductor)
  • 74F194 - 4-bit bidirectional universal shift register (Philips)
  • 74F194 - 4-Bit Bidirectional Universal Shift Register (National Semiconductor)
  • 74F195A - 4-bit parallel-access shift register (Philips)
  • 74F198 - 8-bit bidirectional universal shift register (Philips)
Other Datasheets by Fairchild
  • 74F190 - Up/Down Decade Counter
  • 74F191 - Up/Down Binary Counter
  • 74F192 - Up/Down Decade Counter
  • 74F194 - 4-Bit Bidirectional Universal Shift Register
  • 74F181 - 4-Bit Arithmetic Logic
  • 74F182 - Carry Lookahead Generator
  • 74F189 - 64-Bit RAM
  • 74F20 - Dual 4-Input NAND Gate

Full PDF Text Transcription

Click to expand full text
74F193 Up/Down Binary Counter with Separate Up/Down Clocks April 1988 Revised July 1999 74F193 Up/Down Binary Counter with Separate Up/Down Clocks General Description The 74F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-toHIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.
Published: |