Datasheet4U Logo Datasheet4U.com

74F192 - Up/Down Decade Counter

Description

The 74F192 is an up/down BCD decade (8421) counter.

Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously.

The outputs change state synchronously with the LOW-toHIGH transitions on the clock inputs.

Features

  • s Guaranteed 4000V minimum ESD protection Ordering Code: Order Number 74F192SJ 74F192PC Package Number M16D N16E Package.

📥 Download Datasheet

Datasheet preview – 74F192

Datasheet Details

Part number 74F192
Manufacturer Fairchild
File Size 65.56 KB
Description Up/Down Decade Counter
Datasheet download datasheet 74F192 Datasheet
Additional preview pages of the 74F192 datasheet.

📁 Similar Datasheet

  • 74F192 - Up/Down Decade Counter (National Semiconductor)
  • 74F190 - Up/Down Decade Counter (National Semiconductor)
  • 74F191 - Up/down binary counter (Philips)
  • 74F191 - Up/Down Binary Counter (National Semiconductor)
  • 74F193 - Up/down binary counter (Philips)
  • 74F193 - Up/Down Binary Counter (National Semiconductor)
  • 74F194 - 4-bit bidirectional universal shift register (Philips)
  • 74F194 - 4-Bit Bidirectional Universal Shift Register (National Semiconductor)
  • 74F195A - 4-bit parallel-access shift register (Philips)
  • 74F198 - 8-bit bidirectional universal shift register (Philips)
Other Datasheets by Fairchild
  • 74F190 - Up/Down Decade Counter
  • 74F191 - Up/Down Binary Counter
  • 74F193 - Up/Down Binary Counter
  • 74F194 - 4-Bit Bidirectional Universal Shift Register
  • 74F181 - 4-Bit Arithmetic Logic
  • 74F182 - Carry Lookahead Generator
  • 74F189 - 64-Bit RAM
  • 74F20 - Dual 4-Input NAND Gate

Full PDF Text Transcription

Click to expand full text
74F192 Up/Down Decade Counter with Separate Up/Down Clocks April 1988 Revised March 1999 74F192 Up/Down Decade Counter with Separate Up/Down Clocks General Description The 74F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-toHIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.
Published: |