Datasheet4U Logo Datasheet4U.com

74ALVCH162373 - Low Voltage 16-Bit Transparent Latch

Description

The ALVCH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications.

The device is byte controlled.

The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH.

Features

  • s 1.65V to 3.6V VCC supply operation s 3.6V tolerant control inputs and outputs s Bushold on data inputs eliminates the need for external pull-up/pull-down resistors s 26Ω series resistors in outputs s tPD (In to On) 3.8 ns max for 3.0V to 3.6V VCC 5.0 ns max for 2.3V to 2.7V VCC 9.0 ns max for 1.65V to 1.95V VCC s Uses patented noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model > 200V Ordering Code: Ordering Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVCH162244 16-bit buffer/line driver NXP
74ALVCH162244 3.3V CMOS 16-BIT BUFFER/DRIVER Renesas
74ALVCH162244 16-bit buffer/line driver nexperia
74ALVCH162244DGG 16-bit buffer/line driver nexperia
74ALVCH162245 16-bit bus transceiver NXP

Other Datasheets by Fairchild (onsemi)

Part Number Description
74ALVCH162374 Low Voltage 16-Bit D-Type Flip-Flop
74ALVCH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver
74ALVCH162244 Low Voltage 16-Bit Buffer/Line Driver
74ALVCH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver
74ALVCH16244 Low Voltage 16-Bit Buffer/Line Driver

Full PDF Text Transcription

Click to expand full text
74ALVCH162373 Low Voltage 16-Bit Transparent Latch with Bushold and 26Ω Series Resistors in Outputs November 2001 Revised November 2001 74ALVCH162373 Low Voltage 16-Bit Transparent Latch with Bushold and 26Ω Series Resistors in Outputs General Description The ALVCH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.
Published: |