Datasheet4U Logo Datasheet4U.com

PSoC4100M - Programmable System-on-Chip

Description

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU, while being AEC-Q100 compliant.

It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing.

Features

  • 32-bit MCU Subsystem.
  • Automotive Electronics Council (AEC) AEC-Q100 qualified.
  • 24-MHz Arm Cortex-M0 CPU with single-cycle multiply.
  • Up to 128 kB of flash with Read Accelerator.
  • Up to 16 kB of SRAM.
  • DMA engine Programmable Analog.
  • Four opamps that operate in Deep Sleep mode at very low current levels.
  • All opamps have reconfigurable high current pin-drive, high-bandwidth internal drive, ADC input buffering, and Comparator modes with flexible connectivity allowin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PSoC4100 Programmable System-on-Chip Cypress
PSoC4100PS Programmable System-on-Chip Cypress
PSO-0505 ECONOLING - DC/DC - CONVERTER Recom International Power
PSOT03 STANDARD CAPACITANCE TVS ARRAY Protek Devices
PSOT03C STANDARD CAPACITANCE TVS ARRAY Protek Devices

Other Datasheets by Cypress (Infineon)

Part Number Description
PSoC4100BLE Programmable System-on-Chip
PSoC4100S Programmable System-on-Chip
PSoC4000 Programmable System-on-Chip
PSoC4000S Programmable System-on-Chip
PSoC4200 Programmable System-on-Chip

Full PDF Text Transcription

Click to expand full text
Automotive PSoC® 4: PSoC 4100M Family Datasheet Programmable System-on-Chip (PSoC®) Automotive PSoC® 4: PSoC 4100M Family Datasheet Programmable System-on-Chip (PSoC®) General Description PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU, while being AEC-Q100 compliant. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4100M product family, based on this platform architecture, is a combination of a microcontroller with digital programmable logic, programmable analog, programmable interconnect, high-performance analog-to-digital conversion, opamps with comparator mode, and standard communication and timing peripherals.
Published: |