Datasheet4U Logo Datasheet4U.com

CY7B951 - Local Area Network ATM Transceiver

Description

The Local Area Network ATM Transceiver is used in SONET/SDH and ATM applications to recover clock and data information from a 155.52-MHz or 51.84-MHz NRZ or NRZI serial data stream and to provide differential data buffering for the Transmit side of the system.

Features

  • SONET/SDH and ATM Compatible.
  • Compatible with PMC-Sierra PM5345 SUNI™.
  • Clock and data recovery from 51.84- or 155.52-MHz datastream.
  • 155.52-MHz clock multiplication from 19.44-MHz source.
  • 51.84-MHz clock multiplication from 6.48-MHz source.
  • 1% frequency agility.
  • Line Receiver Inputs: No external buffering required.
  • Differential output buffering.
  • 100K ECL compatible I/O.
  • No output clock “drift” without data transitions.
  • Link Status Indicati.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7B8392 Ethernet Coax Transceiver Interface Cypress
CY7B8392 Low Power Ethernet Coaxial Transceiver Cypress
CY700SMS SMS Series 12 WATT Power-One
CY74FCT138T 1-OF-8 DECODERS Texas Instruments
CY74FCT157T QUAD 2-INPUT MULTIPLEXERS Texas Instruments

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7B952 SSTTM SONET/SDH Serial Transceiver
CY7B923 HOTLink Transmitter/Receiver
CY7B933 HOTLink Transmitter/Receiver
CY7B991 Programmable Skew Clock Buffer
CY7B9910 (CY7B9910 / CY7B9920) Low Skew Clock Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7B951 Local Area Network ATM Transceiver Local Area Network ATM Transceiver Features ■ SONET/SDH and ATM Compatible ■ Compatible with PMC-Sierra PM5345 SUNI™ ■ Clock and data recovery from 51.84- or 155.52-MHz datastream ■ 155.52-MHz clock multiplication from 19.44-MHz source ■ 51.84-MHz clock multiplication from 6.48-MHz source ■ 1% frequency agility ■ Line Receiver Inputs: No external buffering required ■ Differential output buffering ❐ 100K ECL compatible I/O ■ No output clock “drift” without data transitions ■ Link Status Indication ■ Loopback testing ■ Single +5 V supply ■ 24-pin SOIC ■ Compatible with fiber optic modules, coaxial cable, and twisted pair media ■ No external PLL components ■ Power down options to minimize power or crosstalk ■ Low operating current: <65 mA ■ 0.
Published: |