Datasheet4U Logo Datasheet4U.com

CY3120 - CPLD Development Software for PC

Description

: Behavioral VHDL and Verilog (IFTHENELSE; CASE) Boolean Aldec Active-HDL™ FSM graphical Finite State Machine editor Structural Verilog and VHDL

Designs can include multiple entry methods (but only one HDL language) in a single design.

Ult

Features

  • VHDL (IEEE 1076 and 1164) and Verilog (IEEE 1364) high-level language compilers with the following features:.
  • Designs are portable across multiple devices and/or EDA environments w w.
  • Facilitates the use of industry-standard simulation and synthesis tools for board and system-level design w . D a S a t e e h U 4 t . m o c CY3120 Warp® CPLD Development Software for PC.
  • User selectable speed and/or area optimization on a block-by-block basis.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
0 Features • VHDL (IEEE 1076 and 1164) and Verilog (IEEE 1364) high-level language compilers with the following features: — Designs are portable across multiple devices and/or EDA environments w w — Facilitates the use of industry-standard simulation and synthesis tools for board and system-level design w .D a S a t e e h U 4 t .
Published: |