Datasheet4U Logo Datasheet4U.com

CY2XP306 - High-frequency Programmable PECL Clock Generation Module

Description

CY2XP306 PLL_MULT PLL Multiplier Select Input, Internal pull-up resistor, see Frequency Table LVPECL Output Divider Select; Internal Pull-Down, see Output Frequency Table LVPECL Output Divider Select; Internal Pull-Down, see Output Frequency Table No Connect SER_DATA Serial Interface Data SER_CLK

Features

  • 60 ps typical Cycle-to-Cycle Jitter.
  • 30 ps typical Output-Output Skew.
  • Phase-locked loop (PLL) multiplier select.
  • LVTTL or XO Input; Six LVPECL Outputs.
  • Selectable Output Divider (/2).
  • 1.
  • 133 MHz Input Frequency Range.
  • 62.5.
  • 500 MHz Output Frequency Range.
  • 36-pin VFBGA, 6 × 8 × 1 mm.
  • 3.3V operation.
  • Serially Configurable Multiply Ratios Block Diagram QA1 FSELA QA1# PLL_MULT 0 1 QA2 QA2# Q.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors
CY20AAJ-8H N Channel IGBT Renesas
CY20APS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation
CY20APSMD Quartz Crystal Surface Mount HC49S SMD Crystal Crystek Corporation
CY20AS Quartz Crystal Low Profile HC49S Leaded Crystal Crystek Corporation

Other Datasheets by Cypress (Infineon)

Part Number Description
CY2XP304 High-Frequency Programmable PECL Clock Generation Module
CY2XP31 312.5 MHz LVPECL Clock Generator
CY2XP311 312.5 MHz LVPECL Clock Generator
CY2XP21 125 MHz LVPECL Clock Generator
CY2XP22 Crystal to LVPECL Clock Generator

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CY2XP306 High-frequency Programmable PECL Clock Generation Module Features • 60 ps typical Cycle-to-Cycle Jitter • 30 ps typical Output-Output Skew • Phase-locked loop (PLL) multiplier select • LVTTL or XO Input; Six LVPECL Outputs • Selectable Output Divider (/2) • 1–133 MHz Input Frequency Range • 62.5–500 MHz Output Frequency Range • 36-pin VFBGA, 6 × 8 × 1 mm • 3.
Published: |