Datasheet4U Logo Datasheet4U.com

CY29351 - 9-Output Zero Delay

Description

The CY29351 is a low voltage high performance 200 MHz PLL-based zero delay buffer designed for high speed clock distribution applications.

Features

  • Functional.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY29940 1:18 Clock Distribution Buffer Cypress
CY29FCT520T Multilevel Pipeline Register With 3-State Outputs (Rev. C) ETCTI
CY29FCT52T 8-Bit Registered Transceiver (Rev. A) ETCTI
CY29FCT818T Diagnostic Scan Register With 3-State Outputs (Rev. B) ETCTI
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors

Other Datasheets by Cypress (Infineon)

Part Number Description
CY29350 9-Output Clock Driver
CY29352 11 Output Zero Delay Buffer
CY2907 Single-PLL General Purpose EPROM Programmable Clock Generator
CY2961 Pentium and Cyrix Compatible Clock Synthesizer / Driver
CY29942 1:18 Clock Distribution Buffer

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CY29351 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Features ■ ■ ■ ■ Functional Description The CY29351 is a low voltage high performance 200 MHz PLL-based zero delay buffer designed for high speed clock distribution applications. The CY29351 features LVPECL and LVCMOS reference clock inputs and provides 9 outputs partitioned in four banks of one, one, two, and five outputs. Bank A divides the VCO output by two or four while the other banks divide by four or eight per SEL(A:D) settings (Table 3, “Function Table,” on page 3). These dividers allow output to input ratios of 4:1, 2:1, 1:1, 1:2, and 1:4. Each LVCMOS compatible output can drive 50Ω series or parallel terminated transmission lines.
Published: |