CY28343 Datasheet PDF (Zero Delay SDR/DDR Clock Buffer) | Download Cypress Semiconductor CY28343

CY28343 - Zero Delay SDR/DDR Clock Buffer

Description

Pin 10 47 23 30,32,36,38 42,44 29,31,35,37 41,43 2-5,8,9 15-18,21 46 Name CLKIN FBIN_DDR FBIN_SDR DDRT(0:5) DDRC(0:5) SDRAM(0:12) FBOUT_DDR I/O I I PD I PD O O O O Clock Input.

Reference the PLL Feedback Clock Output.

Connect to FBOUT_DDR for accessing the PLL.

Features

Phase-lock loop clock distribution for DDR and SDR SDRAM.

Datasheet Details

Part number	CY28343
Manufacturer	Cypress (now Infineon)
File Size	91.83 KB
Description	Zero Delay SDR/DDR Clock Buffer
Datasheet	CY28343 Datasheet
Additional preview pages of the CY28343 datasheet.

📁 Similar Datasheet

CY28341 - Universal Single-Chip Clock Solution (SpectraLinear)

CY28346-2 - Clock Synthesizer (Silicon Laboratories)

CY28349 - FTG (SpectraLinear)

CY28322-2 - 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs (Cypress)

CY28354-400 - 210MHz 24 Output Buffer (Silicon Laboratories)

CY28378 - FTG for Pentium 4 and Intel 845 Series Chipset (Silicon Laboratories)

CY28400 - 100MHz Differential Buffer (Silicon Laboratories)

CY28400-2 - 100MHz Differential Buffer (Silicon Laboratories)

CY28401 - 100MHz Differential Buffer (Silicon Laboratories)

CY28410 - Clock Generator (SpectraLinear)

Full PDF Text Transcription

Click to expand full text

CY28343 Zero Delay SDR/DDR Clock Buffer Features • Phase-lock loop clock distribution for DDR and SDR SDRAM applications • One-single-end clock input to 6 pairs DDR outputs or 13 SDR outputs. • External feedback pins FBIN_SDR/FBOUT_SDR are used to synchronize the outputs to the clock input for SDR. Table 1. Function Table SELDDR_SDR# 1= DDR Mode CLKIN 2.5V Compatible 3.3V Compatible SDRAM(0:12) OFF DDRT/C(0:5) Active 2.5V Compatible OFF FBIN_DDR 2.5V Compatible OFF FBOUT_DDR Active 2.5V Compatible OFF FBIN_SDR FBOUT_SDR OFF OFF • External feedback pins FBIN_SDR/FBOUT_SDR are used to synchronize the outputs to the clock input for DDR. • SMBus interface enables/disables outputs.

Published: Mar 26, 2005 |