Datasheet4U Logo Datasheet4U.com

SCG6500NT - Synchronous Clock Generators

Download the SCG6500NT datasheet PDF. This datasheet also covers the SCG6500NT_Connor variant, as both devices belong to the same synchronous clock generators family and are provided as variant models within a single manufacturer datasheet.

Description

The SCG6500NT unit provides high precision phase lock loop frequency translation for the telecommunication applications.

The SCG6500NT unit generates LVPECL outputs from an intrinsically low jitter, voltage controlled crystal oscillator.

Features

  • Digital PLL Control.
  • 622.08 MHz LVPECL Output, Ultra-low Jitter.
  • 155.52 MHz LVPECL Output, Ultra-low Jitter.
  • Two 77.76 MHz LVPECL Outputs, Low Litter.
  • 8 kHz LVPECL Output.
  • Dual 8 kHz Input References.
  • Supports Manual and Autonomous Modes.
  • 3.3 VDC Power Supply.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SCG6500NT_Connor-Winfield.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number SCG6500NT
Manufacturer Connor-Winfield
File Size 831.04 KB
Description Synchronous Clock Generators
Datasheet download datasheet SCG6500NT Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SCG6500NT Synchronous Clock Generator PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com Features • Digital PLL Control • 622.08 MHz LVPECL Output, Ultra-low Jitter • 155.52 MHz LVPECL Output, Ultra-low Jitter • Two 77.76 MHz LVPECL Outputs, Low Litter • 8 kHz LVPECL Output • Dual 8 kHz Input References • Supports Manual and Autonomous Modes • 3.3 VDC Power Supply Applications www.DataSheet4U.com Bulletin Page Revision Date Issued By SG034 1 of 12 (ADVANCED) A05 24 JUNE 02 MBatts The SCG6500NT is designed for use as a reference input for OC-192 Framers and SERDES. It generates less than 1 psRMS jitter over the OC-192 bandwidth.
Published: |