Datasheet4U Logo Datasheet4U.com

AD9510 - 1.2 GHz Clock Distribution IC

General Description

The AD9510 provides a multi-output clock distribution function along with an on-chip phase-locked loop (PLL) core.

The design emphasizes low jitter and phase noise to maximize data converter performance.

Other applications with demanding phase noise and jitter requirements also benefit from this device.

Overview

Data Sheet 1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs.

Key Features

  • Low phase noise phase-locked loop core Reference input frequencies to 250 MHz Programmable dual modulus prescaler Programmable charge pump (CP) current Separate CP supply (VCPS) extends tuning range Two 1.6 GHz, differential clock inputs 8 programmable dividers, 1 to 32, all integers Phase select for output-to-output coarse delay adjust 4 independent 1.2 GHz LVPECL outputs Additive output jitter of 225 fs rms 4 independent 800 MHz low voltage differential signaling (LVDS) or 250 MHz complementar.