Datasheet4U Logo Datasheet4U.com

A67P73361 Datasheet (A67P73361 / A67P83181) Flow-through ZeBL SRAM

Manufacturer: AMIC Technology

Datasheet Details

Part number A67P73361
Manufacturer AMIC Technology
File Size 272.78 KB
Description (A67P73361 / A67P83181) Flow-through ZeBL SRAM
Datasheet download datasheet A67P73361 Datasheet

General Description

The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

The A67P83181, A67P73361 SRAMs integrate a 256K X 18, 128K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter.

These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation.

Overview

www.DataSheet4U.com A67P83181/A67P73361 Series Preliminary Document Title 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAM Revision History Rev.

No.

0.0 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAM History Initial issue Issue Date July 13, 2005 Remark Preliminary PRELIMINARY (July, 2005, Version 0.0) AMIC Technology, Corp.

Key Features

  • Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz) Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization Signal +2.5V ± 5% power supply Individual Byte Write control capability Clock enable ( CEN ) pin to enable clock and suspend operations Clock-controlled and registered address, data and control signals Registered output for pipelined.