Datasheet4U Logo Datasheet4U.com

A67L06181 Datasheet Flow-through ZeBL SRAM

Manufacturer: AMIC Technology

📥 Download Datasheet

Datasheet Details

Part number A67L06181
Manufacturer AMIC Technology
File Size 244.27 KB
Description Flow-through ZeBL SRAM
Datasheet download datasheet A67L06181 Datasheet

General Description

The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

The A67L06181, A67L93361 SRAMs integrate a 1M X 18, 512K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter.

These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation.

Overview

A67L06181/A67L93361 Preliminary Document Title 1M X 18, 512K X 36 LVTTL, Flow-through ZeBLTM SRAM Revision History Rev.

No.

0.0 1M X 18, 512K X 36 LVTTL, Flow-through ZeBLTM SRAM History Initial issue Issue Date August, 20, 2005 Remark Preliminary PRELIMINARY (August, 2005, Version 0.0) AMIC Technology, Corp.

Key Features

  • Fast access time: 6.5/7.5/8.5 ns (153, 133, 117 MHz) Zero Bus Latency between READ and WRITE cycles allows 100% bus utilization Signal +3.3V ± 5% power supply Individual Byte Write control capability Clock enable ( CEN ) pin to enable clock and suspend operations Clock-controlled and registered address, data and control signals Registered output for pipelined.

More Datasheets from AMIC Technology

Part Number Description
A67L0618 Pipelined ZeBL SRAM
A67L0636 2M X 18- 1M X 36 LVTTL Pipelined ZeBL SRAM
A67L1618 2M X 18- 1M X 36 LVTTL Pipelined ZeBL SRAM
A67L7332 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
A67L73321 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM
A67L7336 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
A67L73361 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM
A67L8316 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
A67L83161 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM
A67L8318 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM