Datasheet4U Logo Datasheet4U.com

SN74LVC1G126-EP Single Bus Buffer Gate

SN74LVC1G126-EP Description

D Controlled Baseline * One Assembly/Test Site, One Fabrication Site D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Pro.
ordering information This single bus buffer gate is designed for 1.

SN74LVC1G126-EP Applications

* using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. ORDERING INFORMATION TA PACKAGE‡ ORDERABLE PART NUMBER TOP-SIDE MARKING
* 40°C to 85°C SOT (SC-70)
* DCK Reel of 3000 CLVC1G126IDCKREP CN_ ‡

📥 Download Datasheet

Preview of SN74LVC1G126-EP PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)
  • SN74LS04N - Hex Inverter (ON Semiconductor)

📌 All Tags

Single Bus Buffer Gate Texas Instruments
Texas Instruments SN74LVC1G126-EP-like datasheet