Datasheet4U Logo Datasheet4U.com

SCANPSC100F Embedded Boundary Scan Controller

SCANPSC100F Description

OBSOLETE SCANPSC100F www.ti.com SNOS134D * SEPTEMBER 1998 * REVISED APRIL 2013 SCANPSC100F Embedded Boundary Scan Controller (IEEE.
The SCANPSC100F is designed to interface a generic parallel processor bus to a serial scan test bus.

SCANPSC100F Features

* 1
* 23 Compatible with IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture

SCANPSC100F Applications

* of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FACT is a trademark of Fairchild Semiconductor. 2 All other trademarks are the property of their respective owners. 3 PRODUCTION DATA information is current as of publication date. Products co

📥 Download Datasheet

Preview of SCANPSC100F PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SCANPSC110F - SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (National Semiconductor)
  • SCAN12100 - CPRI SerDes (National Semiconductor)
  • SCAN16512 - Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver (National Semiconductor)
  • SCAN16602 - Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver (National Semiconductor)
  • SCAN182245A - Non-Inverting Transceiver (Fairchild Semiconductor)
  • SCAN18245T - Non-Inverting Transceiver (National Semiconductor)
  • SCAN18373T - Transparent Latch (National Semiconductor)
  • SCAN18374T - D Flip-Flop (National Semiconductor)

📌 All Tags

Embedded Boundary Scan Controller Texas Instruments
Texas Instruments SCANPSC100F-like datasheet