CD74HC138-Q1 Datasheet (Texas Instruments) - 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

CD74HC138-Q1, 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER SCLS580A APRIL 2004 REVISED APRIL 2008 D Qualified for Automotive Applications D Significant Power Reduction Compared to D Select One of Eight Data Outputs Active Low D I/O Port or Memory Selector D Three Enable Inputs to Simplify Cascading LSTTL Logic ICs D 2-V to 6-V VCC Operation D High Noise Immunity; NIL or NIH = 30% of VCC, VCC = 5 V D Typical Propagation Delay of 13 ns at VCC = 5 V, C

CD74HC138-Q1 Features

* low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low-power Schottky TTL logic. The circuit has three binary select inputs (A0, A1, and A2). If the device is enabled, these inputs determine which one of the eight normally high outputs of the HC138 will go