Datasheet4U Logo Datasheet4U.com

74LS148 - Priority Encoder

📥 Download Datasheet

Preview of 74LS148 PDF
datasheet Preview Page 2 datasheet Preview Page 3

74LS148 Product details

Description

ordering information These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded.The ’147 and ’LS147 devices encode nine data lines to four-line (8-4-2-1) BCD.The implied decimal zero condition requires no input condition, as zero is encoded when all nine data lines are at a high logic level.The ’148 and ’LS148 devices encode eight data lines to three-line (4-2-1) binary (octal).Cascading circuitry (enable input EI and enable output E

📁 74LS148 Similar Datasheet

  • 74LS14 - Hex Schmitt-Trigger Inverter (System Logic Semiconductor)
  • 74LS140 - LSTTL Dual 4-input NAND (BDTIC)
  • 74LS145 - 1-of-10 Decoder / Drvier Open-Collector (ON Semiconductor)
  • 74LS147 - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
  • 74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)
  • 74LS109 - Dual J-K Flip-Flop (Agere Systems)
  • 74LS109A - LOW POWER SCHOTTKY (ON Semiconductor)
Other Datasheets by Texas Instruments
Published: |