Description
DQ0-63 A0-22 WE#1-4 CS#1-4 OE# RESET# WP#/ACC RY/BY# VCC VIO GND DNU Data Inputs/Outputs Address Inputs Write Enables Chip Selects Output Enable Hardware Reset Hardware Write Protection/Acceleration Ready/Busy Output Power Supply I/O Power Supply Ground Do Not Use
GND
DQ41
WE3#
VIO
DQ57
DNU
WE4#
VCC
VIO
VCC
DQ33
DQ43
DQ45
DQ47
DQ49
DQ59
DQ61
DQ63
VCC
VIO
DQ40
DQ35
DQ37
DQ39
DQ56
DQ51
DQ53
DQ55
VIO
VCC
DQ32
DQ42
DQ44
DQ46
DQ48
DQ58
DQ60
DQ62
VCC
GND
CS3#
Features
- Access Times of 70, 90, 100, 120ns Packaging.
- 159 PBGA, 13x22mm.
- 1.27mm pitch 1,000,000 Erase/Program Cycles per sector Page Mode.
- Page size is 8 words: Fast page read access from random locations within the page. Sector Architecture.
- Bank A (16Mb): 4Kw x 8 and 32 Kw x 31.
- Bank B (48Mb): 32Kw x 96.
- Bank C (48Mb): 32Kw x 96.
- Bank D (16Mb): 4Kw x 8 and 3Kw x 31 Both top and bottom boot blocks Zero Power Operation Organized as 8Mx64, us.