Datasheet4U Logo Datasheet4U.com

K4M51163LE - 8M x 16Bit x 4 Banks Mobile SDRAM

Description

The K4M51163LE is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits, fabricated with SAMSUNG’s high performance CMOS technology.

Features

  • 2.5V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).
  • EMRS cycle with address key programs.
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • Special Function Support. -. PASR (Parti.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4M511633E 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA Samsung
K4M511633E-C 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA Samsung
K4M511633E-F1H 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA Samsung
K4M511633E-F1L 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA Samsung
K4M511633E-F75 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4M51163LC 8M x 16Bit x 4 Banks Mobile SDRAM
K4M511633C 8M x 16Bit x 4 Banks Mobile SDRAM
K4M51163PC-x 8M x 16Bit x 4 Banks Mobile SDRAM
K4M51163PI 512Mb I-die Mobile SDR SDRAM
K4M513233C 4M x 32Bit x 4 Banks Mobile SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com K4M51163LE - Y(P)C/L/F 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA FEATURES • 2.5V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) • DQM for masking. • Auto refresh. • • • • 64ms refresh period (8K cycle). Commercial Temperature Operation (-25°C ~ 70°C). 1 /CS Support. 2chips DDP 54Balls FBGA with 0.
Published: |