Datasheet4U Logo Datasheet4U.com

STM32F101R4 - 32 bit MCU

This page provides the datasheet information for the STM32F101R4, a member of the STM32F101C4 32 bit MCU family.

Features

  • Core: ARM® 32-bit Cortex®-M3 CPU.
  • 36 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access.
  • Single-cycle multiplication and hardware division.
  • Memories.
  • 16 to 32 Kbytes of Flash memory.
  • 4 to 6 Kbytes of SRAM.
  • Clock, reset and supply management.
  • 2.0 to 3.6 V.

📥 Download Datasheet

Datasheet preview – STM32F101R4

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32F101x4 STM32F101x6 Low-density access line, ARM®-based 32 bit MCU with 16 or 32 KB Flash, 5 timers, ADC and 4 communication interfaces Datasheet - production data Features • Core: ARM® 32-bit Cortex®-M3 CPU – 36 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 16 to 32 Kbytes of Flash memory – 4 to 6 Kbytes of SRAM • Clock, reset and supply management – 2.0 to 3.
Published: |