Datasheet4U Logo Datasheet4U.com

IDT723676 - CMOS TRIPLE BUS SyncFIFO

Download the IDT723676 datasheet PDF (IDT723656 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for cmos triple bus syncfifo.

Description

The IDT723656/723666/723676 is a monolithic, high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies up to 83 MHz and has read access times as fast as 8ns.

Features

  • Serial or parallel programming of partial flags.
  • Memory storage capacity: IDT723656.
  • 2,048 x 36 x 2.
  • Big- or Little-Endian format for word and byte bus sizes.
  • Loopback mode on Port A IDT723666.
  • 4,096 x 36 x 2.
  • Retransmit Capability IDT723676.
  • 8,192 x 36 x 2.
  • Master Reset clears data and configures FIFO, Partial Reset.
  • Clock frequencies up to 83 MHz (8ns access time).
  • Two independent FIFOs.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT723656-Renesas.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number IDT723676
Manufacturer Renesas
File Size 762.17 KB
Description CMOS TRIPLE BUS SyncFIFO
Datasheet download datasheet IDT723676 Datasheet
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING IDT723656 2,048 x 36 x 2 IDT723666 4,096 x 36 x 2 IDT723676 8,192 x 36 x 2 OBSOLETE PARTS FEATURES • Serial or parallel programming of partial flags • Memory storage capacity: IDT723656 – 2,048 x 36 x 2 • Big- or Little-Endian format for word and byte bus sizes • Loopback mode on Port A IDT723666 – 4,096 x 36 x 2 • Retransmit Capability IDT723676 – 8,192 x 36 x 2 • Master Reset clears data and configures FIFO, Partial Reset • Clock frequencies up to 83 MHz (8ns access time) • Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives clears data but retains configuration settings • Mailbox bypass registers for each FIFO • Free-running CLKA, CLKB and CLKC may be asy
Published: |