Datasheet4U Logo Datasheet4U.com

IDT723656 - CMOS TRIPLE BUS SyncFIFO

Description

The IDT723656/723666/723676 is a monolithic, high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies up to 83 MHz and has read access times as fast as 8ns.

Features

  • Serial or parallel programming of partial flags.
  • Memory storage capacity: IDT723656.
  • 2,048 x 36 x 2.
  • Big- or Little-Endian format for word and byte bus sizes.
  • Loopback mode on Port A IDT723666.
  • 4,096 x 36 x 2.
  • Retransmit Capability IDT723676.
  • 8,192 x 36 x 2.
  • Master Reset clears data and configures FIFO, Partial Reset.
  • Clock frequencies up to 83 MHz (8ns access time).
  • Two independent FIFOs.

📥 Download Datasheet

Datasheet Details

Part number IDT723656
Manufacturer Renesas
File Size 762.17 KB
Description CMOS TRIPLE BUS SyncFIFO
Datasheet download datasheet IDT723656 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT723656 (IDT7236x6) CMOS TRIPLE BUS SyncFIFOTM Integrated Device Technology
IDT723651 CMOS clocked FIFO memory Integrated Device Technology
IDT723652 (IDT7236x2) CMOS SyncBiFIFO IDT
IDT723653 (IDT7236x3) CMOS SyncFIFO WITH BUS-MATCHING Integrated Device Technology
IDT723654 (IDT7236x4) CMOS SyncBiFIFO IDT

Other Datasheets by Renesas

Part Number Description
IDT723666 CMOS TRIPLE BUS SyncFIFO
IDT723676 CMOS TRIPLE BUS SyncFIFO
IDT7200 CMOS ASYNCHRONOUS FIFO
IDT7200L CMOS ASYNCHRONOUS FIFO
IDT7201 CMOS ASYNCHRONOUS FIFO

Full PDF Text Transcription

Click to expand full text
CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING IDT723656 2,048 x 36 x 2 IDT723666 4,096 x 36 x 2 IDT723676 8,192 x 36 x 2 OBSOLETE PARTS FEATURES • Serial or parallel programming of partial flags • Memory storage capacity: IDT723656 – 2,048 x 36 x 2 • Big- or Little-Endian format for word and byte bus sizes • Loopback mode on Port A IDT723666 – 4,096 x 36 x 2 • Retransmit Capability IDT723676 – 8,192 x 36 x 2 • Master Reset clears data and configures FIFO, Partial Reset • Clock frequencies up to 83 MHz (8ns access time) • Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives clears data but retains configuration settings • Mailbox bypass registers for each FIFO • Free-running CLKA, CLKB and CLKC may be asy
Published: |