Datasheet4U Logo Datasheet4U.com

8V79S680 JESD204B Compliant Fanout Buffer/Divider

8V79S680 Description

JESD204B Compliant Fanout Buffer and Divider 8V79S680 Datasheet .
The 8V79S680 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B applications.

8V79S680 Features

* ▪ Supports high-speed, low phase noise converter clocks ▪ Distribution, fanout, phase-delay of clock and SYSREF signals ▪ Very low output noise floor: -158.8dBc/Hz noise floor (245.76MHz) ▪ Supports clock frequencies up to 3GHz, including clock output frequencies of 983.04MHz, 491.52MHz, 245.76MHz,

8V79S680 Applications

* It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B subclass 0, 1, and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system referenc

📥 Download Datasheet

Preview of 8V79S680 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
8V79S680
Manufacturer
Renesas ↗
File Size
1.02 MB
Datasheet
8V79S680-Renesas.pdf
Description
JESD204B Compliant Fanout Buffer/Divider

📁 Related Datasheet

  • 8V79S674 - LVPECL Clock Divider and Fanout Buffer (IDT)
  • 8V74S4622 - Clock Fanout Buffer/Frequency Divider (IDT)

📌 All Tags

JESD204B Compliant Fanout Buffer Divider Renesas
Renesas 8V79S680-like datasheet