Datasheet4U Logo Datasheet4U.com

PLL620-06 - (PLL620-05/06/07/08/09) Low Phase Noise XO

Download the PLL620-06 datasheet PDF. This datasheet also covers the PLL620-05 variant, as both devices belong to the same (pll620-05/06/07/08/09) low phase noise xo family and are provided as variant models within a single manufacturer datasheet.

Description

GND GND GND BLOCK DIAGRAM SEL ^: Internal pull-up : PLL620-06 pin 12 is output drive select (DRIVSEL) (0 for High Drive CMOS, 1 for Standard Drive CMOS) OE Q Q X+ X- Oscillator Amplifier PLL (Phase Locked Loop) OUTPUT ENABLE LOGICAL LEVELS Part # PLL620-08 PLL620-05 PLL620-06 PLL620-

Features

  • h PIN.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PLL620-05_PhaseLink.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number PLL620-06
Manufacturer PhaseLink
File Size 180.03 KB
Description (PLL620-05/06/07/08/09) Low Phase Noise XO
Datasheet download datasheet PLL620-06 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL0210A PHASE LOCKED LOOP Z-Communications
PLL0930A PHASE LOCKED LOOP Z-Communications
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL102-03 Low Skew Output Buffer PhaseLink Corporation
PLL102-04 Low Skew Output Buffer PhaseLink Corporation

Other Datasheets by PhaseLink

Part Number Description
PLL620-00 Low Phase Noise XO
PLL620-05 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-07 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-08 (PLL620-05/06/07/08/09) Low Phase Noise XO
PLL620-09 (PLL620-05/06/07/08/09) Low Phase Noise XO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
m PLL620-05/-06/-07/-08/-09 o c . XO with multipliers (for 120-200MHz Fund Xtal) Low Phase Noise U Universal Low Phase Noise IC’s 4 t e e FEATURES h PIN CONFIGURATION S (Top View) a200MHz Fundamental Mode Crystal. • 120MHz to t • Output a range: 120 – 200MHz (no multiplication), D 240 – 400MHz (2x multiplier) or 480 – 700MHz . (4x multiplier). w •w High yield design support up to 2pF string at 200MHz. w• capacitance CMOS (Standard drive PLL620-07 or Selectable VDD 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 SEL0^ SEL1^ GND XIN • • GND/ DRIVSEL* Drive PLL620-06), PECL (Enable low PLL620-08 or Enable high PLL620-05) or LVDS output (PLL620-09). Supports 3.3V-Power Supply. Available in 16-Pin (TSSOP or 3x3mm QFN) Note: PLL620-06 only available in 3x3mm. Note: PLL620-07 only available in TSSOP.
Published: |