Datasheet4U Logo Datasheet4U.com

PLL601-15 - Low Phase Noise PLL Clock Multiplier

PLL601-15 Description

m o .c U 4 t e .
The PLL601-15 is a low cost, high performance and low phase noise clock synthesizer.

PLL601-15 Features

* e h
* Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 20-30MHz crystal or clock.
* Reference a
* Integrated crystal load capacitor: no external . D load capacitor required. w
* Output clocks up to 150MHz at 3.3V. w
* Low phase noise (-1

📥 Download Datasheet

Preview of PLL601-15 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL601-15
Manufacturer
PhaseLink
File Size
102.81 KB
Datasheet
PLL601-15_PhaseLink.pdf
Description
Low Phase Noise PLL Clock Multiplier

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

PhaseLink PLL601-15-like datasheet