Datasheet4U Logo Datasheet4U.com

DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops

📥 Download Datasheet

Preview of DM74LS109A PDF
datasheet Preview Page 2 datasheet Preview Page 3

DM74LS109A Product details

Description

This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs The J and K data is accepted by the flip-flop on the rising edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock The data on the J and K inputs may be changed while the clock is high or low as long as setup and hold times are not violated A low logic level on the preset or clear inputs will set or res

Features

Other Datasheets by National Semiconductor
Published: |