Datasheet4U Logo Datasheet4U.com

MC100LVEL92 - Triple PECL to LVPECL Translator

📥 Download Datasheet

📁 Similar Datasheet

  • MC100LVEL92 - 5V Triple PECL Input to LVPECL Output Translator (ON Semiconductor)
  • MC100LVEL90 - Triple ECL to PECL Translator (ON Semiconductor)
  • MC100LVEL91 - Triple PECL to ECL Translator (ON Semiconductor)
  • MC100LVEL01 - 4-Input OR/NOR (ON Semiconductor)
  • MC100LVEL05 - 2-Input Differential AND/NAND (ON Semiconductor)
  • MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (ON Semiconductor)
  • MC100LVEL12 - Low Impedance Driver (ON Semiconductor)
  • MC100LVEL13 - Dual 1:3 Fanout Buffer (ON Semiconductor)
  • MC100LVEL14 - 1:5 Clock Distribution Chip (ON Semiconductor)
  • MC100LVEL16 - Differential Receiver (ON Semiconductor)
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Triple PECL to LVPECL Translator The MC100LVEL92 is a triple PECL to LVPECL translator. The device receives standard PECL signals and translates them to differential LVPECL output signals. • 500ps Propagation Delays • Fully Differential Design • 20–Lead SOIC Package • 5V and 3.3V Supplies Required • >1500V ESD A PECL VBB output is provided for interfacing single ended PECL signals at the inputs. If a single ended PECL input is to be used the PECL VBB output should be connected to the D input and the active signal will drive the D input. When used the PECL VBB should be bypassed to ground via a 0.01µf capacitor.
Published: |